Lead Solutions Engineer
The posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Understand/review Design specification and develop verification strategy/Test plan/coverage plan. Development of constrained random verification environments and verification components. Writing tests/sequences/functional coverage/assertions to meet verification goals. Developing c-based test cases for SOC verification.
Required experience
- Strong background on functional verification fundamentals, environment planning, test plan generation, environment development
- System Verilog experience and experience with UVM based functional verification environment development is required.
- Good knowledge of verilog/vhdl/C/C++/Perl/Python.
- Expertise in AMBA protocols. (AXI/AHB/APB).
- Good knowledge of at least one of the USB/PCIE/Ethernet/DDR/LPDDR or similar protocols
- Good handle on using one or more version control software
- Good handle on using one or more load sharing software
Desirable skills and experience
- Prior experience with Cadence tools and flows is highly desirable.
- Familiarity with ARM/CPU architectures is a plus.
- Experience in developing c-based test cases for SOC verification
- Some experience with assembly language programming
- Good knowledge of some of the protocols like UART, I2C, SPI, JTAG
- Embedded C code development and debug
- Formal Verification experience
Strong vocabulary, communication, organizational, planning, and presentation skills are essential. Ability to work independently and productively with high quality output and results in a fast paced and dynamic environment. Ability and desire to learn new methodologies, languages, protocols etc. Must be open to constant personal development and growth to meet the evolving demands of the semiconductor industry. Self-motivated and willing take up additional responsibilities to contribute to team’s success.
Taken from Cadence's own posting, last seen live on 1 Nov 2026.
About Cadence
Electronic design automation software, Palladium and Protium emulation hardware, design IP, custom silicon services and engineering simulation (mechanical CAE, CFD, molecular modeling), sold to chipmakers, systems companies, automakers and drug discovery teams.
Pay schedule: Cadence pays a base salary with incentive compensation (an OTE plan for sales roles, bonus for others) and equity eligibility, with a 401(k) match and an employee stock purchase plan in the US and private medical cover, a group pension and 25 days of holiday in the UK.
Sales roles close to this one

Solutions Engineer - Enterprise (shows the role here)
Cisco · Sales engineering · Jeddah, Saudi Arabia· 1w agoDetails

Enterprise Solutions Engineer (shows the role here)
Adobe · Sales engineering · Remote· 4d agoDetails
$178,200–$289,000/yr
Principal Solutions Engineer (shows the role here)
Cadence · Sales engineering · BANGALORE· 4mo agoDetails

Senior Sales Engineer (shows the role here)
Johnson Controls · Sales engineering · Nanjing-Jiangsu-China· 3d agoDetails

Lead Solution Architect (shows the role here)
Ecolab · Sales engineering · Illinois - Naperville, United States· 1w agoDetails
$153,900–$230,800/yr
The one who runs the technical demo?
Hiring managers ask us for sellers with a certain segment, territory or track record. Fill in one profile, and when a seat matches it we make the introduction, never without your yes. It costs you nothing.
Cadence sales openings in your inbox
We look at Cadence's careers page every hour. Once a week you get its newest sales openings, plus close matches at other companies. Free, and one click stops it.